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5698 | Nanoscale, 2014, 6, 5698–5702Multi-level control of conductive nano-filament
evolution in HfO2 ReRAM by pulse-train
operations†
L. Zhao,a H.-Y. Chen,a S.-C. Wu,b Z. Jiang,a S. Yu,c T.-H. Hou,b H.-S. Philip Wonga
and Y. Nishi*aPrecise electrical manipulation of nanoscale defects such as vacancy
nano-filaments is highly desired for the multi-level control of ReRAM.
In this paper we present a systematic investigation on the pulse-train
operation scheme for reliable multi-level control of conductive fila-
ment evolution. By applying the pulse-train scheme to a 3 bit per cell
HfO2 ReRAM, the relative standard deviations of resistance levels are
improved up to 80% compared to the single-pulse scheme. The
observed exponential relationship between the saturated resistance
and the pulse amplitude provides evidence for the gap-formation
model of the filament-rupture process.Transition-metal-oxide (TMO) based resistance-switching
memory (ReRAM) devices have attracted intense research
interest as a promising candidate for next generation non-
volatile memory devices.1–3 Among various switching materials,
HfO2 has exhibited reliable memory performances including
fast switching speed, superior scalablility and low power
consumption.4–6 For HfO2 and various other binary oxides, the
lamentary switching mechanism is widely accepted, which
attributes the resistance change to the formation/rupture of
nanoscale laments consisting of oxygen vacancies.7–16 Much
effort has been made to either conrm the existence of these
laments,10–13 or simulate their evolution by solving physical
equations.14–16 However, the ability to precisely control the size/
resistance of these nanoscale defects remains a critical chal-
lenge for ReRAM technology.1–3,17–19
Especially, precise control of the nano-lament makes it
possible to store more information in each device, which leads
to multi-level cells (MLCs) and better synaptic devices forford University, 420 Via Palou, Stanford,
rd.edu
tional Chiao Tung University, ED-309C,
zona State University, P.O. Box 878809,
tion (ESI) available. See DOI:neuromorphic computing applications.20–27 However, the resis-
tance-state variations caused by the stochastic nature of la-
ment evolution lead to reduced margins between resistance
levels and limit the storage capacity. For ReRAM devices with
large ON–OFF ratios (>103), this stochasticity is especially severe
which leads to the so-called ‘over-RESET’ problem.28
Various program-and-verify schemes have been proposed to
control the lament-rupture process and reduce the resistance
variations.23,29,30 However, an accurate resistance measurement
over a large dynamic range may signicantly increase the
operation time and complexity of the control circuitry. In this
study, we present a pulse-train operation scheme to achieve
reliable and uniform multi-level control of the conductive-la-
ment state, without the need for read-verication operations. By
applying pulse-train signals to operate a 3 bit per cell HfO2-
based ReRAM, the variations between neighbouring resistance
states are substantially improved. Moreover, the observed rela-
tionship between the saturated resistance and the pulse
amplitude supports the gap-formation model for the lament-
rupture process.
In this study, TiN/HfO2/Pt devices are fabricated to investi-
gate the multi-level switching capability of ReRAM. The cross-
sectional TEM image (Fig. 1(a)) conrms the HfO2 thickness toFig. 1 (a) Cross-sectional TEM image of the fabricated TiN/HfOx/Pt
ReRAM device. (b) Elemental compositions throughout the device
obtained by energy-dispersive X-ray spectroscopy (EDX).
This journal is © The Royal Society of Chemistry 2014
Fig. 3 (a) Resistance distributions obtained from 100 consecutive DC
sweep cycles at different RESET voltages. (b) Retention characteristics
of 8 different resistance levels, measured up to 104 seconds at 125 C.
Retention can be extrapolated to 10 years.
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View Article Onlinebe around 25 nm. According to electron dispersive X-ray (EDX)
analysis (Fig. 1(b)), an interfacial TiOxNy layer is formed to get
oxygen and create substoichiometric HfOx which serves as the
switching layer.5 As shown in Fig. 2, the DC sweep characteris-
tics of the device exhibit a very large ON/OFF ratio of 106. By
varying the RESET stop voltage from2.0 V to 4.3 V, a gradual
increment of resistivity is observed. 8 discrete resistance levels
are achieved with an average separation by a factor of 7.2,
implying the potential capability to store 3 bits in each ReRAM
cell.
Fig. 3(a) shows the resistance distributions obtained in 100
consecutive DC sweep cycles at different RESET voltages. At
smaller voltages, the uniformity of the high resistance state
(HRS) is well-controlled, with resistance levels clearly separated
from each other. However, when higher RESET voltages are
applied to reach deep HRSs, the variations are noticeably
increased. Fig. 3(b) shows the retention data collected from 8
resistance states measured at 125 C, which can be extrapolated
to 10 years. These results conrm the 3 bit per cell capability of
the fabricated devices.
Compared to the DC sweep, pulse programming is a more
desirable approach for practical applications due to high
operation speed and energy efficiency. Multiple resistance levels
can be achieved by varying either the widths or amplitudes of
RESET pulses.22 However, these single-pulse schemes oen
result in cycle-to-cycle variations that are worse than the DC
sweep, which reduces the margins between resistance levels
and lowers the storage capacity. In the case of our 3 bit per cell
ReRAM, controlling multiple levels by a single-pulse scheme
becomes extremely challenging. Fig. 4(a) shows the relative
standard deviations of 7 HRSs achieved by applying single
pulses with various amplitudes. Compared to the DC sweep
(Fig. 4(b)), most of the resistance states exhibit larger variations
which cause severe overlapping between the adjacent levels.
The only exception is the lowest HRS, which has very small
variation due to reset failures. Varying pulse widths are not
studied in this work because the required pulse width increases
exponentially (which is six orders of magnitude), and the
uniformity is unlikely to be improved compared to a varying
pulse amplitude.22 The large variations of the single-pulseFig. 2 DC sweep characteristics of the fabricated ReRAM device. 8
resistance levels are achieved with a maximum ON/OFF ratio of 106.
This journal is © The Royal Society of Chemistry 2014scheme can be partially attributed to the presence of only one
rising edge, which causes the random atomic dri/diffusion to
be ‘quenched’ in the device aer the pulse. According to the
recent studies on pulse rise-time of ReRAM,31 the switching
voltages can be substantially affected by the rising edge of the
pulses. Thus, applying a pulse-train operation scheme should
not be viewed as an equivalent single pulse with the longer
width of the pulse-train's cumulative time. Overall, the single-
pulse operation scheme is not a favorable approach to control
the lament evolution of this 3 bit per cell ReRAM due to the
uncontrollable variation among the adjacent levels.
On the other hand, pulse-train operation has been suggested
to minimize the reset failures of ReRAM.32,33 It also emerges as aFig. 4 (a) Distributions of HRS resistances in 30 switching cycles
obtained by the single-pulse scheme. (b) Distributions of HRS resis-
tances in 100 DC sweep cycles. 7 different HRSs are studied to eval-
uate the MLC capability.
Nanoscale, 2014, 6, 5698–5702 | 5699
Fig. 6 (a) Distributions of HRS resistances in 30 switching cycles
obtained by the pulse-train scheme. (b) Relationship between the
pulse amplitudes and the mean values of the HRS resistance by the
pulse-train scheme.
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View Article Onlinenatural method to control analog synaptic devices for neuro-
morphic applications.24–27 In this study, the possibility of using
a train of identical pulses to achieve multi-level switching with
better uniformity is investigated. In this way, we hope to
improve the control of the lament evolution by suppressing
the stochasticity arising from sharp rising edges. Fig. 5 shows
the variation of the resistances during the sequential applica-
tions of 100 identical pulses with various amplitudes. Three
distinct regimes are observed in these characteristic curves:
initially, the resistance changes slowly, then begins to rapidly
increase at a certain point, and nally becomes saturated with
some uctuations around a certain value. Following the
conventions of MOSFET, the three regimes can be denoted as
the subthreshold region, linear region and saturation region.
The subthreshold region could be responsible for RESET fail-
ures at low voltages,34 and it is generally eliminated at higher
voltages. The linear region is where the majority of atomic
migrations occurs, which in this case is controlled in a
continuous manner. Aer entering the saturation region, the
range of resistance uctuation is comparable or even smaller
than the cycle-to-cycle variations during the DC sweep. These
pulse-trained characteristics, except for the initial random
uctuations, can be well reproduced by ReRAM compact
modelling.35 The observations suggest that if the device reaches
its saturation regime, the resistances should become more
uniform and insusceptible to further identical stimuli.
According to this observation, the pulse-train scheme using
100 identical pulses of 200 ns width is applied to program the
fabricated HfO2 device to 7 different HRSs. Each of the resis-
tance state is programmed for 30 switching cycles. As shown in
Fig. 6(a), the new scheme signicantly improves the variations
compared to the single-pulse scheme. The relative standard
deviation in the worst case is improved to 51%, which
contributes to better separation of the resistance levels. More-
over, the mean saturated resistances are comparable to the
corresponding HRS resistances from the DC sweep, and
increase exponentially with the pulse amplitude (Fig. 6(b)).
During the RESET process, it is widely accepted that the
conductive lament(s) is (are) ruptured to form a tunnelling gapFig. 5 Double log plot of the resistance changes upon the applica-
tions of 100 identical pulses with different amplitudes. Both
measurement data and compact-model simulation results are
demonstrated.
5700 | Nanoscale, 2014, 6, 5698–5702between the lament(s) and the electrode. According to the
Wentzel–Kramers–Brillouin (WKB) approximation, the
tunneling current across the gap is exponentially dependent on
the gap thickness (tgap).36 The abovementioned results thus
suggest the existence of a maximum gap thickness (tgap,max),
which is linearly dependent on the RESET pulse amplitude.
Fig. 7(a) further explains the formation of such amaximized gap
by plotting the oxygen dri velocity as a function of the gap
thickness. The vacancy migration probability is exponentially
dependent on the applied electric eld, which is reected in the
dri velocity of the oxygen atom:14,16
v ¼ fa exp(Em/kT)sinh(qFa/2kT) (1)
where f is the frequency of atomic vibration (1  1013 Hz), a is
the hopping distance between adjacent potential wells (2.5 A˚),Fig. 7 (a) Ion drift velocity in HfO2 ReRAM as a function of gap
thickness, at a fixed temperature and various applied voltages. (b)
Measured transient current of the HfO2 ReRAM device during a RESET
pulse. (c) Ion drift velocity in HfO2 ReRAM as a function of the gap
thickness, at a fixed applied voltage and various different temperatures.
This journal is © The Royal Society of Chemistry 2014
Fig. 8 Schematic of the pulse-train characteristics of ReRAM, divided
into three regions. The corresponding physical processes and appli-
cations are outlined and discussed in the framework of filamentary
resistive switching.
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View Article OnlineEm is the migration barrier of the oxygen ion in HfO2, which is
assumed to be 1.0 eV and F is the electric eld, which equals the
voltage divided by the gap thickness here. In order for a
migration event to occur, the velocity should be large enough to
move the ion by one atomic distance. As a reference, this
threshold velocity is 0.001 m s1 for 200 ns pulses. As shown
in Fig. 7(a), the dri velocity exhibits a signicant drop across
the threshold as the gap thickness increases. Beyond this
threshold, the migration probability becomes so small that the
movement of oxygen vacancies can barely be observed within
the pulse duration. Moreover, the corresponding gap thickness
at the threshold is linearly dependent on the applied voltage,
consistent with experimental results. To sum up, the saturation
region is a manifestation of the maximized gap thickness,
which is a consequence of the exponential dri velocity of ions.
Next, the difference between a pulse train and a single pulse
with the same equivalent duration is further discussed. Fig. 7(b)
shows the transient current of a HfO2 ReRAM device during the
RESET pulse. Beginning at the rising edge, the RESET process is
not initiated until the current reaches the highest level. Then,
the current drops quickly for about 100 ns before reaching the
steady state with uctuations. Before and aer initiation, the
progress of RESET is totally different even if the current levels
are the same. This suggests that the initiation of RESET is a
thermal-assisted event which can be connected with gap
formation, and the rst RESET pulse can be divided into two
regimes. Before initiation, the lament is connected and the
voltage drop is rather uniform across the entire lm thickness.
A signicant amount of heat is needed to rupture the lament
by ion diffusion at its weakest spot. This argument is supported
by numerical simulations of transient thermal responses in the
ON state,37which conrms the rapid rise of the temperature as a
complementary driving force during RESET. Aer initiation, the
tunneling gap is formed and the voltage drop is concentrated to
the gap. Now the reset process is eld-driven and dominated by
an ionic dri, without the need for a high temperature or
current level.
The characteristics of pulse-train operation can be well
explained within this picture. The subthreshold region corre-
sponds to the condition before initiation of RESET. In the linear
region, the gap thickness is gradually expanded until the
maximum/saturation is reached. Now according to previous
simulations,37,38 only the pulses before gap formation can create
high temperatures in the lament. The rapid temperature rise
suggests slow heat dissipation in the lament, which causes
elevated temperatures in the rst RESET pulse. According to
eqn (1), this results in large variations of the ion migration
speed (Fig. 7(c)) and hence larger resistance variations. Aer the
rst pulse, the stochasticity induced by the elevated tempera-
tures is quenched in the device. On the other hand, the pulse-
train scheme allows correction of this stochasticity with
subsequent pulses which result in low temperatures. Since the
process is now eld-driven, the resistance monotonically
increases and is strictly limited by the maximum gap thickness,
thereby providing better uniformity.
Fig. 8 summarizes the proposed lament evolution during
the course of pulse-train programming. The different natures ofThis journal is © The Royal Society of Chemistry 2014the pulse-trained characteristics happen to satisfy the require-
ments of different applications: the saturation region is desired
for precise MLC control, while the linear region can be utilized
in both MLC switching and neuromorphic computing. From
Fig. 5, 10 identical pulses are sufficient to bring the device into
saturation for most resistance levels, which suggests that the
pulse amplitude is an efficient knob for exponential resistance
modulation. On the other hand, linear resistance modulation is
oen desired for multi-level digital memory, which demands a
lower dynamic range of the sense ampliers. In this case, a
proper combination of the varying pulse number and amplitude
can help to optimize the device performance. Finally, we wish to
point out that the idea of pulse-train operation discussed here is
not limited to ReRAM, but also applicable to the ne control of
other nanostructures such as metal-ion-based atomic switches
and magnetic domain wall motion.39,40
Conclusions
In summary, we systematically investigated the pulse-train
operation scheme for reliable and uniformmulti-level control of
conductive-lament evolution in ReRAM. By applying electrical
pulse-train to a 3 bit per cell HfO2 device, the relative standard
deviation of resistance levels is improved up to 80% compared
to the single-pulse scheme. Furthermore, the observed expo-
nential relationship between the saturated resistance and the
pulse amplitude is consistent with the gap-formation model of
the lament rupture process.
Experimental
The bottom electrode of Pt (90 nm) is rst deposited by
e-beam evaporation on Si wafer with a 2 nm Ti adhesion layer.
Then, HfOx and TiN (200 nm) were deposited by reactive
sputtering at room temperature, followed by a li-off process to
form ReRAM cells of 100  100 mm2 area. The device charac-
teristics are measured using a Keithley 4200-SCS semiconductor
analyzer with the pulsed I–V module. The length of the applied
pulses is 200 ns, with a rise/fall time of 20 ns.Nanoscale, 2014, 6, 5698–5702 | 5701
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